Previous
The Future Of X86 And The Concept Of The Instruction Set Architecture
White Papers The idea that the x86 as an Instruction Set Architecture (ISA) is about to hit some sort of performance limit is one that gets bandied about often. To listen to analysts and commentators, x86 should have reached its limit about five years ago.
[January 1, 1970, 0:59]
The VIS Instruction Set
White Papers This paper provides an overview of the VIS Instruction Set, the UltraSPARC processor single instruction multiple data (SIMD) implementation designed to accelerate processes where multiple data can be processed in parallel.
[January 1, 1970, 0:59]
IBM DB2 Universal Database Software On The AMD Opteron Processor
White Papers AMD has created the AMD64 Instruction Set Architecture (ISA) to support 64-bit addressing. The AMD64 ISA extends the industry-standard x86 architecture rather than creating an entirely new instruction set.
[January 1, 1970, 0:59]
Architecture And Compiler Optimizations For Data Bandwidth Improvement In Configurable Processors
White Papers Many commercially available embedded processors are capable of extending their base instruction set for a specific domain of applications. While steady progress has been made in the tools and methodologies of automatic instruction set extension for...
[July 11, 2008, 1:02]
Organizing Pattern Libraries For ASIP Design
White Papers A crucial step in the design of Application-Specific Instruction-set Processors (ASIPs) is the instruction-set generation. Such libraries are employed in the design process for Application-Specific Instruction-set Processors (ASIPs) to find...
[January 1, 1970, 0:59]
The AMD64 ISA Value Proposition
White Papers This is followed by a description of the benefits of the instruction set. The most significant benefits of AMD64 ISA are: An extended flat address space which allows programs to address memory beyond 4 GB, Native 32-bit x86 compatibility which...
[January 1, 1970, 0:59]
A Year Ago: Intel And HP To Unveil IA-64 Instructions
News Intel and Hewlett-Packard are expected to give developers the thumbs up on the IA-64 generation of processors Tuesday when they unveil the instruction set and programmer's guide for the 64-bit architecture.
[May 25, 2000, 7:01]
Codemorphing: Fresh As A DAISY
News IBM Research, with its Dynamically Architected Instruction Set from Yorktown (DAISY) translator, is building another. Transmeta's codemorphing software is designed to provide software compatibility between existing Intel X86-based software...
[November 30, 2000, 7:53]
AMD Claims K6-3D Has Lead On Katmai
News Intel has said it will keep the Katmai instruction set proprietary, diverging from the route it took with the MMX set which it licensed to AMD, Cyrix and other x86 chip makers. The 70-instruction Katmai set is regarded as 'MMX-2' and both...
[January 16, 1998, 14:22]
AMD Hammer Chip Nails Open Source
News The chip, otherwise known as Hammer, uses a new instruction set -- a modified version of the x86 instruction set used in AMD's Athlon processor. The new instruction set has been dubbed x86-64. AMD has also received support outside of the open...
[August 16, 2000, 16:07]
Chip Giants Go Their Own Ways (Part 2)
News AMD is focusing on delivering a 64-bit processor on a modified version of the existing x86 instruction set for desktop processors. We've extended the x86 instruction set in a fully compatible fashion, to 64-bits" said Fred Weber, vice president of...
[October 7, 1999, 10:56]
Pentium III Plugs Holes For Intel, Not For IT Managers
News About 200 OEMs and software developers will be on hand with new PCs and applications that take advantage of the Pentium III's new graphics-oriented instruction set. The Pentium III will offer a host of new graphics-enhancing capabilities, thanks to...
[February 15, 1999, 10:08]
Intel Courts Linux Developers With Itanium Specs
News The new instruction set is called EPIC, which stands for Explicitly Parallel Instruction Computing. The release this morning on Intel's web site of an unprecedented amount of information about this non-x86 instruction set will enable software...
[May 10, 2000, 8:01]
AMD Pushes For 64-bit Mobile Computing
News The chip company announced at the Embedded Processor Forum on Monday that it will license the 64-bit MIPS64 instruction set architecture, which is particularly suited to high-performance applications such as multimedia and encryption.
[April 30, 2002, 12:24]
ARM Design To Take Mobile Chips Over 1GHz
News The architecture, details of which were revealed on Monday to coincide with the Embedded Processor Forum in California, is also the first to implement ARM's v6 instruction set, which includes multimedia performance enhancement features.
[April 29, 2002, 13:55]
AMD Dissolves Alchemy Product Line
News The products never made a huge splash and complicated the company's product lineup with their use of the MIPS instruction set. Software written for x86 can't run on chips that use the MIPS instruction set, and vice versa.
[June 14, 2006, 10:55]
AMD Breaks Silence On 64-bit Hammer
News AMD had previously disclosed information about how Hammer will run established 32-bit applications through the x86-64 instruction set, but has now given the first details about what will be built into the chip microarchitecture itself.
[October 16, 2001, 17:12]
AMD Launches 64-bit Hammer Tools
News Virtutech Simics software allows computers with AMD's 32-bit Athlon processors simulate the operations performed by its 64-bit range, which use the x86-64 instruction set. The developer community has expressed tremendous interest in the x86-64...
[January 16, 2001, 15:39]
AMD Could Hammer Intel - Analyst
News Intel is redesigning the processor from the ground up, making it effectively incompatible with existing software based on the x86 instruction set, but Hammer will continue to run x86 software in addition to specially-designed, more powerful...
[September 8, 2000, 15:44]
Linux Companies Go For AMD's Hammer
News AMD will today also announce a technology simulator that will enable BIOS vendors and applications providers develop code designed to run on the x86-64 instruction set used by the Hammer processors. Unlike Intel, AMD's approach to 64-bit computing...
[August 15, 2000, 11:26]
