Previous
Architecture and Compiler Optimizations for Data Bandwidth Improvement in Configurable Processors
White Papers Many commercially available embedded processors are capable of extending their base instruction set for a specific domain of applications. While steady progress has been made in the tools and methodologies of automatic instruction set extension for...
[September 1, 2009, 1:23]
A Year Ago: Intel and HP to unveil IA-64 instructions
News Intel and Hewlett-Packard are expected to give developers the thumbs up on the IA-64 generation of processors Tuesday when they unveil the instruction set and programmer's guide for the 64-bit architecture.
[May 25, 2000, 7:01]
AMD claims K6-3D has lead on Katmai
News Intel has said it will keep the Katmai instruction set proprietary, diverging from the route it took with the MMX set which it licensed to AMD, Cyrix and other x86 chip makers. The 70-instruction Katmai set is regarded as 'MMX-2' and both...
[January 16, 1998, 14:22]
Codemorphing: Fresh as a DAISY
News IBM Research, with its Dynamically Architected Instruction Set from Yorktown (DAISY) translator, is building another. Transmeta's codemorphing software is designed to provide software compatibility between existing Intel X86-based software...
[November 30, 2000, 7:53]
Code Transformation Strategies for Extensible Embedded Processors
White Papers In order to satisfy these demands, chip manufacturers often provide developers with the possibility to define application-specific Instruction Set Extensions (ISEs). Many techniques have been proposed that automatically identify the most beneficial...
[November 25, 2008, 23:00]
AMD Hammer chip nails open source
News The chip, otherwise known as Hammer, uses a new instruction set -- a modified version of the x86 instruction set used in AMD's Athlon processor. The new instruction set has been dubbed x86-64. AMD has also received support outside of the open...
[August 16, 2000, 16:07]
Chip giants go their own ways (Part 2)
News AMD is focusing on delivering a 64-bit processor on a modified version of the existing x86 instruction set for desktop processors. We've extended the x86 instruction set in a fully compatible fashion, to 64-bits" said Fred Weber, vice president of...
[October 7, 1999, 10:56]
Pentium III plugs holes for Intel, not for IT managers
News About 200 OEMs and software developers will be on hand with new PCs and applications that take advantage of the Pentium III's new graphics-oriented instruction set. The Pentium III will offer a host of new graphics-enhancing capabilities, thanks to...
[February 15, 1999, 10:08]
AMD pushes for 64-bit mobile computing
News The chip company announced at the Embedded Processor Forum on Monday that it will license the 64-bit MIPS64 instruction set architecture, which is particularly suited to high-performance applications such as multimedia and encryption.
[April 30, 2002, 12:24]
Intel courts Linux developers with Itanium specs
News The new instruction set is called EPIC, which stands for Explicitly Parallel Instruction Computing. The release this morning on Intel's web site of an unprecedented amount of information about this non-x86 instruction set will enable software...
[May 10, 2000, 8:01]
ARM design to take mobile chips over 1GHz
News The architecture, details of which were revealed on Monday to coincide with the Embedded Processor Forum in California, is also the first to implement ARM's v6 instruction set, which includes multimedia performance enhancement features.
[April 29, 2002, 13:55]
AMD dissolves Alchemy product line
News The products never made a huge splash and complicated the company's product lineup with their use of the MIPS instruction set. Software written for x86 can't run on chips that use the MIPS instruction set, and vice versa.
[June 14, 2006, 10:55]
AMD breaks silence on 64-bit Hammer
News AMD had previously disclosed information about how Hammer will run established 32-bit applications through the x86-64 instruction set, but has now given the first details about what will be built into the chip microarchitecture itself.
[October 16, 2001, 17:12]
AMD launches 64-bit Hammer tools
News Virtutech Simics software allows computers with AMD's 32-bit Athlon processors simulate the operations performed by its 64-bit range, which use the x86-64 instruction set. The developer community has expressed tremendous interest in the x86-64...
[January 16, 2001, 15:39]
AMD could Hammer Intel - analyst
News Intel is redesigning the processor from the ground up, making it effectively incompatible with existing software based on the x86 instruction set, but Hammer will continue to run x86 software in addition to specially-designed, more powerful...
[September 8, 2000, 15:44]
Linux companies go for AMD's Hammer
News AMD will today also announce a technology simulator that will enable BIOS vendors and applications providers develop code designed to run on the x86-64 instruction set used by the Hammer processors. Unlike Intel, AMD's approach to 64-bit computing...
[August 15, 2000, 11:26]
Inside Intel's Atom review
Reviews ARM has always been an exceptionally power-efficient architecture, with an instruction set explicitly designed for simple, fast decoding. This RISC (Reduced Instruction Set Computing) approach leads to simple, fast, low-complexity and thus low...
[June 3, 2008, 17:34]
Eye2Eye with AMD's Jerry Sanders, Part II
News To my knowledge, it was the first time in history any x86 instruction set was supported by Microsoft that wasn't originated by Intel. The second thing we said was we would come out with floating-point enhancements in the instruction set, which we...
[March 2, 2000, 11:31]
Sony VAIO PCG-C1VE review
Reviews The Code Morphing software translates blocks of x86 instructions into the engine's native instruction set and caches them, using the optimised code at full speed the next time it's required. Code Morphing describes the job of a software layer that...
[October 30, 2000, 23:00]
Benchmarks: AMD's 45nm 'Shanghai' Opteron review
Reviews Of course, that instruction set lock-down means accepting the lowest common denominator. If the instruction set is limited to SSE2 when starting a VM, then the VM can be moved to any server that uses at least a Pentium 4.
[November 20, 2008, 12:46]
